DESIGNING I	METHOD FO	R CLOC	K WIRIN	G			
Patent Number:	JP8129571						
Publication date:	1996-05-21						
Inventor(s):	KOYAMA AKIO						
Applicant(s)::	HITACHI LTD						
Requested Patent:	JP8129571						
Application Number	JP19940267427	19941031					
Priority Number(s):							
IPC Classification:	G06F17/50						
EC Classification:							
Equivalents:							•••••
			Abstract			 	

PURPOSE: To obtain a clock wiring layout which is uniform in rise/fall time at a terminal and small in skew. CONSTITUTION: After a tree type clock wiring layout is temporarily designed by a zero schema merging method (step S1), a point where the rise/fall time of a clock is less than a permissible value is found by a terminal circuit on the tree if the rise/fall time of the clock exceeds the permissible value (steps S2-S4), and a buffer amplifier is inserted there (step S5). Then, wiring layout information on the higher-order than or upstream side from a trf-allowing point is discarded (step S6) and the delay of the tree on the lower-order than or downstream side from the trf-allowing point is considered to design a tree type layout again by the zero schema merging method (step S7), and it is judged whether or not the rise/fall time of the clock at the buffer insertion point exceeds the permissible value and if the permissible value is exceeded, a buffer amplifier is inserted at the trf-allowing point, thus repeating the procedure.

Data supplied from the esp@cenet database - 12